mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-08-19 17:48:33 -04:00
Add new demo files.
This commit is contained in:
parent
b5ab3cd823
commit
151c72ab7c
125 changed files with 40038 additions and 0 deletions
176
Demo/CORTEX_AT91SAM3U256_IAR/AT91Lib/peripherals/rstc/rstc.c
Normal file
176
Demo/CORTEX_AT91SAM3U256_IAR/AT91Lib/peripherals/rstc/rstc.c
Normal file
|
@ -0,0 +1,176 @@
|
|||
/* ----------------------------------------------------------------------------
|
||||
* ATMEL Microcontroller Software Support
|
||||
* ----------------------------------------------------------------------------
|
||||
* Copyright (c) 2008, Atmel Corporation
|
||||
*
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are met:
|
||||
*
|
||||
* - Redistributions of source code must retain the above copyright notice,
|
||||
* this list of conditions and the disclaimer below.
|
||||
*
|
||||
* Atmel's name may not be used to endorse or promote products derived from
|
||||
* this software without specific prior written permission.
|
||||
*
|
||||
* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
|
||||
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
|
||||
* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
|
||||
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
||||
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
||||
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
||||
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
* ----------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
// Headers
|
||||
//-----------------------------------------------------------------------------
|
||||
|
||||
#include <board.h>
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
// Defines
|
||||
//-----------------------------------------------------------------------------
|
||||
|
||||
/// Keywords to write to the reset registers
|
||||
#define RSTC_KEY_PASSWORD (0xA5 << 24)
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
// Exported functions
|
||||
//-----------------------------------------------------------------------------
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Configure the mode of the RSTC peripheral.
|
||||
/// The configuration is computed by the lib (AT91C_RSTC_*).
|
||||
/// \param rmr Desired mode configuration.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_ConfigureMode(unsigned int rmr)
|
||||
{
|
||||
rmr &= ~AT91C_RSTC_KEY;
|
||||
AT91C_BASE_RSTC->RSTC_RMR = rmr | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Enable/Disable the detection of a low level on the pin NRST as User Reset
|
||||
/// \param enable 1 to enable & 0 to disable.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_SetUserResetEnable(unsigned char enable)
|
||||
{
|
||||
unsigned int rmr = AT91C_BASE_RSTC->RSTC_RMR & (~AT91C_RSTC_KEY);
|
||||
if (enable) {
|
||||
|
||||
rmr |= AT91C_RSTC_URSTEN;
|
||||
}
|
||||
else {
|
||||
|
||||
rmr &= ~AT91C_RSTC_URSTEN;
|
||||
}
|
||||
AT91C_BASE_RSTC->RSTC_RMR = rmr | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Enable/Disable the interrupt of a User Reset (USRTS bit in RSTC_RST).
|
||||
/// \param enable 1 to enable & 0 to disable.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_SetUserResetInterruptEnable(unsigned char enable)
|
||||
{
|
||||
unsigned int rmr = AT91C_BASE_RSTC->RSTC_RMR & (~AT91C_RSTC_KEY);
|
||||
if (enable) {
|
||||
|
||||
rmr |= AT91C_RSTC_URSTIEN;
|
||||
}
|
||||
else {
|
||||
|
||||
rmr &= ~AT91C_RSTC_URSTIEN;
|
||||
}
|
||||
AT91C_BASE_RSTC->RSTC_RMR = rmr | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Setup the external reset length. The length is asserted during a time of
|
||||
/// pow(2, powl+1) Slow Clock(32KHz). The duration is between 60us and 2s.
|
||||
/// \param powl Power length defined.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_SetExtResetLength(unsigned char powl)
|
||||
{
|
||||
unsigned int rmr = AT91C_BASE_RSTC->RSTC_RMR;
|
||||
rmr &= ~(AT91C_RSTC_KEY | AT91C_RSTC_ERSTL);
|
||||
rmr |= (powl << 8) & AT91C_RSTC_ERSTL;
|
||||
AT91C_BASE_RSTC->RSTC_RMR = rmr | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Resets the processor.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_ProcessorReset(void)
|
||||
{
|
||||
AT91C_BASE_RSTC->RSTC_RCR = AT91C_RSTC_PROCRST | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Resets the peripherals.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_PeripheralReset(void)
|
||||
{
|
||||
AT91C_BASE_RSTC->RSTC_RCR = AT91C_RSTC_PERRST | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Asserts the NRST pin for external resets.
|
||||
//-----------------------------------------------------------------------------
|
||||
void RSTC_ExtReset(void)
|
||||
{
|
||||
AT91C_BASE_RSTC->RSTC_RCR = AT91C_RSTC_EXTRST | RSTC_KEY_PASSWORD;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Return NRST pin level ( 1 or 0 ).
|
||||
//-----------------------------------------------------------------------------
|
||||
unsigned char RSTC_GetNrstLevel(void)
|
||||
{
|
||||
if (AT91C_BASE_RSTC->RSTC_RSR & AT91C_RSTC_NRSTL) {
|
||||
|
||||
return 1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Returns 1 if at least one high-to-low transition of NRST (User Reset) has
|
||||
/// been detected since the last read of RSTC_RSR.
|
||||
//-----------------------------------------------------------------------------
|
||||
unsigned char RSTC_IsUserResetDetected(void)
|
||||
{
|
||||
if (AT91C_BASE_RSTC->RSTC_RSR & AT91C_RSTC_URSTS) {
|
||||
|
||||
return 1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Return 1 if a software reset command is being performed by the reset
|
||||
/// controller. The reset controller is busy.
|
||||
//-----------------------------------------------------------------------------
|
||||
unsigned char RSTC_IsBusy(void)
|
||||
{
|
||||
if (AT91C_BASE_RSTC->RSTC_RSR & AT91C_RSTC_SRCMP) {
|
||||
|
||||
return 1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
/// Get the status
|
||||
//-----------------------------------------------------------------------------
|
||||
unsigned char RSTC_GetStatus(void)
|
||||
{
|
||||
return (AT91C_BASE_RSTC->RSTC_RSR);
|
||||
}
|
58
Demo/CORTEX_AT91SAM3U256_IAR/AT91Lib/peripherals/rstc/rstc.h
Normal file
58
Demo/CORTEX_AT91SAM3U256_IAR/AT91Lib/peripherals/rstc/rstc.h
Normal file
|
@ -0,0 +1,58 @@
|
|||
/* ----------------------------------------------------------------------------
|
||||
* ATMEL Microcontroller Software Support
|
||||
* ----------------------------------------------------------------------------
|
||||
* Copyright (c) 2008, Atmel Corporation
|
||||
*
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are met:
|
||||
*
|
||||
* - Redistributions of source code must retain the above copyright notice,
|
||||
* this list of conditions and the disclaimer below.
|
||||
*
|
||||
* Atmel's name may not be used to endorse or promote products derived from
|
||||
* this software without specific prior written permission.
|
||||
*
|
||||
* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
|
||||
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
|
||||
* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
|
||||
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
||||
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
||||
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
||||
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
* ----------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
#ifndef _RSTC_H
|
||||
#define _RSTC_H
|
||||
|
||||
//-----------------------------------------------------------------------------
|
||||
// Exported functions
|
||||
//-----------------------------------------------------------------------------
|
||||
|
||||
extern void RSTC_ConfigureMode(unsigned int rmr);
|
||||
|
||||
extern void RSTC_SetUserResetEnable(unsigned char enable);
|
||||
|
||||
extern void RSTC_SetUserResetInterruptEnable(unsigned char enable);
|
||||
|
||||
extern void RSTC_SetExtResetLength(unsigned char powl);
|
||||
|
||||
extern void RSTC_ProcessorReset(void);
|
||||
|
||||
extern void RSTC_PeripheralReset(void);
|
||||
|
||||
extern void RSTC_ExtReset(void);
|
||||
|
||||
extern unsigned char RSTC_GetNrstLevel(void);
|
||||
|
||||
extern unsigned char RSTC_IsUserResetDetected(void);
|
||||
|
||||
extern unsigned char RSTC_IsBusy(void);
|
||||
|
||||
|
||||
#endif // #ifndef _RSTC_H
|
Loading…
Add table
Add a link
Reference in a new issue