mirror of
https://github.com/FreeRTOS/FreeRTOS-Kernel.git
synced 2025-09-06 22:27:49 -04:00
Renamed RISC-V_RV32_SiFive_HiFive1_IAR directory to RISC-V_RV32_SiFive_HiFive1-RevB_IAR as it targets the RevB hardware.
This commit is contained in:
parent
62b413627a
commit
0a29d350b1
35 changed files with 0 additions and 8090 deletions
|
@ -0,0 +1,21 @@
|
|||
"--core=RV32IMAC"
|
||||
|
||||
"-p"
|
||||
|
||||
"C:\devtools\IAR Systems\Embedded Workbench 8.3\riscv\config\debugger\SiFive\hifive1.ddf"
|
||||
|
||||
"--drv_verify_download"
|
||||
|
||||
"--jet_standard_reset=2,300,1500"
|
||||
|
||||
"--reset_style=\"0,-,0,Disabled__no_reset_\""
|
||||
|
||||
"--reset_style=\"1,-,0,Software\""
|
||||
|
||||
"--reset_style=\"2,-,1,Hardware\""
|
||||
|
||||
"--jet_emu_param=cJtagOpt=Fmt:OScan1"
|
||||
|
||||
|
||||
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue