len0rd/FreeRTOS-Kernel
1
0
Fork 0
mirror of https://github.com/FreeRTOS/FreeRTOS-Kernel.git synced 2025-08-01 08:54:14 -04:00
Code Issues Projects Releases Packages Wiki Activity

Prepare for V9.0.0 release.

Browse source 
+ Set flash wait states on MSP432 demos.
+ Remove use of obsolete IO library in PIC32 demos.
+ Remove obsolete item left on stack of first task to run in the Cortex-M0 ports.
+ Correct IA32 GCC vPortExitCritical() implementation when configMAX_API_CALL_INTERRUPT_PRIORITY == portMAX_PRIORITY.
This commit is contained in:
Richard Barry 2016-05-19 13:28:12 +00:00
parent e10647f9c0
commit 0063b29cdf
34 changed files with 2764 additions and 2463 deletions
Download patch file Download diff file Expand all files Collapse all files

4
FreeRTOS/Source/portable/GCC/ARM_CM0/port.c
View file

@ -186,8 +186,10 @@ void vPortStartFirstTask( void )
" isb \n"
" pop {r0-r5} \n" /* Pop the registers that are saved automatically. */
" mov lr, r5 \n" /* lr is now in r5. */
" pop {r3} \n" /* Return address is now in r3. */
" pop {r2} \n" /* Pop and discard XPSR. */
" cpsie i \n" /* The first task has its context and interrupts can be enabled. */
" pop {pc} \n" /* Finally, pop the PC to jump to the user defined task code. */
" bx r3 \n" /* Finally, jump to the user defined task code. */
" \n"
" .align 4 \n"
"pxCurrentTCBConst2: .word pxCurrentTCB "

16
FreeRTOS/Source/portable/GCC/IA32_flat/port.c
View file

@ -504,16 +504,16 @@ void vPortExitCritical( void )
#else
{
portAPIC_TASK_PRIORITY = 0;
/* If a yield was pended from within the critical section then
perform the yield now. */
if( ulPortYieldPending != pdFALSE )
{
ulPortYieldPending = pdFALSE;
__asm volatile( portYIELD_INTERRUPT );
}
}
#endif
/* If a yield was pended from within the critical section then
perform the yield now. */
if( ulPortYieldPending != pdFALSE )
{
ulPortYieldPending = pdFALSE;
__asm volatile( portYIELD_INTERRUPT );
}
}
}
}

4
FreeRTOS/Source/portable/IAR/ARM_CM0/portasm.s
View file

@ -152,8 +152,10 @@ vPortStartFirstTask
isb
pop {r0-r5} /* Pop the registers that are saved automatically. */
mov lr, r5 /* lr is now in r5. */
pop {r3} /* The return address is now in r3. */
pop {r2} /* Pop and discard the XPSR. */
cpsie i /* The first task has its context and interrupts can be enabled. */
pop {pc} /* Finally, pop the PC to jump to the user defined task code. */
bx r3 /* Jump to the user defined task code. */
/*-----------------------------------------------------------*/

4
FreeRTOS/Source/portable/RVDS/ARM_CM0/port.c
View file

@ -184,8 +184,10 @@ __asm void prvPortStartFirstTask( void )
isb
pop {r0-r5} /* Pop the registers that are saved automatically. */
mov lr, r5 /* lr is now in r5. */
pop {r3} /* The return address is now in r3. */
pop {r2} /* Pop and discard the XPSR. */
cpsie i /* The first task has its context and interrupts can be enabled. */
pop {pc} /* Finally, pop the PC to jump to the user defined task code. */
bx r3 /* Finally, jump to the user defined task code. */
ALIGN
}