forked from len0rd/rockbox
Added setting interrupt vectors without overwriting others for ARM
DEBUG builds. git-svn-id: svn://svn.rockbox.org/rockbox/trunk@8554 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
bcd22f000a
commit
ea3dbb2d87
1 changed files with 8 additions and 0 deletions
|
|
@ -82,6 +82,7 @@ L_post_remap: .word remap_end
|
|||
remap_end:
|
||||
#endif /* PP specific */
|
||||
|
||||
#ifndef DEBUG
|
||||
/* Copy exception handler code to address 0 */
|
||||
ldr r2, =_vectorsstart
|
||||
ldr r3, =_vectorsend
|
||||
|
|
@ -91,6 +92,13 @@ remap_end:
|
|||
ldrhi r5, [r4], #4
|
||||
strhi r5, [r2], #4
|
||||
bhi 1b
|
||||
#else
|
||||
ldr r1, =vectors
|
||||
ldr r0, =irq_handler
|
||||
str r0, [r1, #24]
|
||||
ldr r0, =fiq_handler
|
||||
str r0, [r1, #28]
|
||||
#endif
|
||||
|
||||
#ifndef STUB
|
||||
/* Zero out IBSS */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue