devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

Revert "As3525 v1/v2 Add power savings menu"

Browse source 
This reverts commit 6f0320a953.

Change-Id: I7425d422a4a0af7a49e9194cfe0bb55d431bc401
This commit is contained in:
William Wilgus 2018-07-28 17:35:01 +02:00
parent 16f10e2abd
commit d8bd356e56
23 changed files with 52 additions and 537 deletions
Download patch file Download diff file Expand all files Collapse all files

4
apps/features.txt
View file

@ -288,7 +288,3 @@ play_frequency
#if defined(HAVE_BOOTDATA) #if defined(HAVE_BOOTDATA)
boot_data boot_data
#endif #endif
#if defined(CONFIG_POWER_SAVING)
sys_powersaving
#endif

51
apps/lang/english.lang
View file

@ -13647,54 +13647,3 @@
*: "Disable Touch" *: "Disable Touch"
</voice> </voice>
</phrase> </phrase>
<phrase>
id: LANG_POWER_SAVING_MENU
desc: system clock and voltage settings
user: core
<source>
*: none
sys_powersaving: "Power Saving"
</source>
<dest>
*: none
sys_powersaving: "Power Saving"
</dest>
<voice>
*: none
sys_powersaving: "Power Saving"
</voice>
</phrase>
<phrase>
id: LANG_CPU
desc: system clock and voltage settings
user: core
<source>
*: none
sys_powersaving: "CPU"
</source>
<dest>
*: none
sys_powersaving: "CPU"
</dest>
<voice>
*: none
sys_powersaving: "CPU"
</voice>
</phrase>
<phrase>
id: LANG_I2C
desc: system clock and voltage settings
user: core
<source>
*: none
sys_powersaving: "I2C"
</source>
<dest>
*: none
sys_powersaving: "I2C"
</dest>
<voice>
*: none
sys_powersaving: "I2C"
</voice>
</phrase>

35
apps/menus/settings_menu.c
View file

@ -295,36 +295,6 @@ MAKE_MENU(disk_menu, ID2P(LANG_DISK_MENU), 0, Icon_NOICON,
); );
#endif #endif
#ifdef CONFIG_POWER_SAVING
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
MENUITEM_SETTING(cpu_powersave, &global_settings.cpu_powersave, NULL);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
MENUITEM_SETTING(disk_powersave, &global_settings.disk_powersave, NULL);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
MENUITEM_SETTING(i2c_powersave, &global_settings.i2c_powersave, NULL);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
MENUITEM_SETTING(disp_powersave, &global_settings.disp_powersave, NULL);
#endif
MAKE_MENU(power_save_menu, ID2P(LANG_POWER_SAVING_MENU), 0, Icon_NOICON,
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
&cpu_powersave,
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
&disk_powersave,
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
&i2c_powersave,
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
&disp_powersave,
#endif
);
#endif /* ifdef CONFIG_POWER_SAVING */
/* Limits menu */ /* Limits menu */
MENUITEM_SETTING(max_files_in_dir, &global_settings.max_files_in_dir, NULL); MENUITEM_SETTING(max_files_in_dir, &global_settings.max_files_in_dir, NULL);
MENUITEM_SETTING(max_files_in_playlist, &global_settings.max_files_in_playlist, NULL); MENUITEM_SETTING(max_files_in_playlist, &global_settings.max_files_in_playlist, NULL);
@ -442,11 +412,6 @@ MAKE_MENU(system_menu, ID2P(LANG_SYSTEM),
&disk_menu, &disk_menu,
#endif #endif
&limits_menu, &limits_menu,
#if defined(CONFIG_POWER_SAVING)
&power_save_menu,
#endif
#ifdef HAVE_QUICKSCREEN #ifdef HAVE_QUICKSCREEN
&shortcuts_replaces_quickscreen, &shortcuts_replaces_quickscreen,
#endif #endif

19
apps/settings.h
View file

@ -864,25 +864,6 @@ struct user_settings
int governor; int governor;
int usb_mode; int usb_mode;
#endif #endif
#ifdef CONFIG_POWER_SAVING
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
bool cpu_powersave;
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
bool disk_powersave;
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
bool i2c_powersave;
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
bool disp_powersave;
#endif
#endif /*defined(CONFIG_POWER_SAVING)*/
}; };
/** global variables **/ /** global variables **/

38
apps/settings_list.c
View file

@ -2246,43 +2246,7 @@ const struct settings_list settings[] = {
ID2P(LANG_IBASSO_USB_MODE_CHARGE), ID2P(LANG_IBASSO_USB_MODE_CHARGE),
ID2P(LANG_IBASSO_USB_MODE_ADB)), ID2P(LANG_IBASSO_USB_MODE_ADB)),
#endif #endif
};
#ifdef CONFIG_POWER_SAVING
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
OFFON_SETTING(0,
cpu_powersave,
LANG_CPU,
false,
"cpu powersave",
cpu_set_powersave),
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
OFFON_SETTING(0,
disk_powersave,
LANG_DISK_MENU,
false,
"disk powersave",
disk_set_powersave),
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
OFFON_SETTING(0,
disp_powersave,
LANG_DISPLAY,
false,
"disp powersave",
disp_set_powersave),
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
OFFON_SETTING(0,
i2c_powersave,
LANG_I2C,
false,
"i2c powersave",
i2c_set_powersave),
#endif
#endif /*defined(CONFIG_POWER_SAVING)*/
};/*struct settings_list settings*/
const int nb_settings = sizeof(settings)/sizeof(*settings); const int nb_settings = sizeof(settings)/sizeof(*settings);

6
firmware/export/config.h
View file

@ -170,12 +170,6 @@
#define AGPTEK_ROCKER_PAD 65 #define AGPTEK_ROCKER_PAD 65
#define XDUOO_X3_PAD 66 #define XDUOO_X3_PAD 66
/* CONFIG_POWER_SAVE combinable bit flags*/
#define POWERSV_CPU 0x1
#define POWERSV_I2C 0x2
#define POWERSV_DISK 0x4
#define POWERSV_DISP 0x8
/* CONFIG_REMOTE_KEYPAD */ /* CONFIG_REMOTE_KEYPAD */
#define H100_REMOTE 1 #define H100_REMOTE 1
#define H300_REMOTE 2 #define H300_REMOTE 2

8
firmware/export/config/sansac200v2.h
View file

@ -193,14 +193,6 @@
/* Define this if you have adjustable CPU frequency */ /* Define this if you have adjustable CPU frequency */
#define HAVE_ADJUSTABLE_CPU_FREQ #define HAVE_ADJUSTABLE_CPU_FREQ
/*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

8
firmware/export/config/sansaclip.h
View file

@ -186,14 +186,6 @@
/* Define this if you have adjustable CPU frequency */ /* Define this if you have adjustable CPU frequency */
#define HAVE_ADJUSTABLE_CPU_FREQ #define HAVE_ADJUSTABLE_CPU_FREQ
/*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

5
firmware/export/config/sansaclipplus.h
View file

@ -206,11 +206,6 @@
/*define this to enable CPU voltage scaling on AMS devices*/ /*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE #define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK | POWERSV_DISP)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

5
firmware/export/config/sansaclipv2.h
View file

@ -200,11 +200,6 @@
/*define this to enable CPU voltage scaling on AMS devices*/ /*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE #define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

5
firmware/export/config/sansaclipzip.h
View file

@ -205,11 +205,6 @@
/*define this to enable CPU voltage scaling on AMS devices*/ /*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE #define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK | POWERSV_DISP)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

8
firmware/export/config/sansae200v2.h
View file

@ -213,14 +213,6 @@
/* Define this if you have adjustable CPU frequency */ /* Define this if you have adjustable CPU frequency */
#define HAVE_ADJUSTABLE_CPU_FREQ #define HAVE_ADJUSTABLE_CPU_FREQ
/*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

8
firmware/export/config/sansafuze.h
View file

@ -219,14 +219,6 @@
/* Define this if you have adjustable CPU frequency */ /* Define this if you have adjustable CPU frequency */
#define HAVE_ADJUSTABLE_CPU_FREQ #define HAVE_ADJUSTABLE_CPU_FREQ
/*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

5
firmware/export/config/sansafuzev2.h
View file

@ -224,11 +224,6 @@
/*define this to enable CPU voltage scaling on AMS devices*/ /*define this to enable CPU voltage scaling on AMS devices*/
#define HAVE_ADJUSTABLE_CPU_VOLTAGE #define HAVE_ADJUSTABLE_CPU_VOLTAGE
#ifndef BOOTLOADER
/*define this with flags for power saving options device supports*/
#define CONFIG_POWER_SAVING (POWERSV_CPU | POWERSV_I2C | POWERSV_DISK)
#endif
#define BOOTFILE_EXT "sansa" #define BOOTFILE_EXT "sansa"
#define BOOTFILE "rockbox." BOOTFILE_EXT #define BOOTFILE "rockbox." BOOTFILE_EXT
#define BOOTDIR "/.rockbox" #define BOOTDIR "/.rockbox"

31
firmware/target/arm/as3525/ascodec-as3525.c
View file

@ -623,25 +623,11 @@ void i2c_init(void)
/* required function but called too late for our needs */ /* required function but called too late for our needs */
} }
static void i2c_set_prescaler(unsigned int prescaler)
{
int oldlevel = disable_interrupt_save(IRQ_FIQ_STATUS);
/* must be on to write regs */
bool i2c_enabled = bitset32(&CGU_PERI, CGU_I2C_AUDIO_MASTER_CLOCK_ENABLE) &
CGU_I2C_AUDIO_MASTER_CLOCK_ENABLE;
I2C2_CPSR0 = prescaler & 0xFF; /* 8 lsb */
I2C2_CPSR1 = (prescaler >> 8) & 0x3; /* 2 msb */
if (!i2c_enabled) /* put it back how we found it */
bitclr32(&CGU_PERI, CGU_I2C_AUDIO_MASTER_CLOCK_ENABLE);
restore_irq(oldlevel);
}
/* initialises the internal i2c bus and prepares for transfers to the codec */ /* initialises the internal i2c bus and prepares for transfers to the codec */
void ascodec_init(void) void ascodec_init(void)
{ {
int prescaler;
ll_init(&req_list); ll_init(&req_list);
mutex_init(&as_mtx); mutex_init(&as_mtx);
ascodec_async_init(&as_audio_req, ascodec_int_audio_cb, 0); ascodec_async_init(&as_audio_req, ascodec_int_audio_cb, 0);
@ -651,7 +637,9 @@ void ascodec_init(void)
bitset32(&CGU_PERI, CGU_I2C_AUDIO_MASTER_CLOCK_ENABLE); bitset32(&CGU_PERI, CGU_I2C_AUDIO_MASTER_CLOCK_ENABLE);
/* prescaler for i2c clock */ /* prescaler for i2c clock */
i2c_set_prescaler(AS3525_I2C_PRESCALER); prescaler = AS3525_I2C_PRESCALER;
I2C2_CPSR0 = prescaler & 0xFF; /* 8 lsb */
I2C2_CPSR1 = (prescaler >> 8) & 0x3; /* 2 msb */
/* set i2c slave address of codec part */ /* set i2c slave address of codec part */
I2C2_SLAD0 = AS3514_I2C_ADDR << 1; I2C2_SLAD0 = AS3514_I2C_ADDR << 1;
@ -702,12 +690,3 @@ void ams_i2c_get_debug_cpsr(unsigned int *i2c_cpsr)
restore_irq(oldlevel); restore_irq(oldlevel);
} }
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_I2C)
/* declared in system-as3525.c */
void ams_i2c_set_low_speed(bool slow)
{
i2c_set_prescaler(slow ? AS3525_I2C_PRESCALER_MAX : AS3525_I2C_PRESCALER);
}
#endif

14
firmware/target/arm/as3525/clock-target.h
View file

@ -160,30 +160,20 @@
/* PCLK as Source */ /* PCLK as Source */
#define AS3525_DBOP_DIV (CLK_DIV(AS3525_PCLK_FREQ, AS3525_DBOP_FREQ) - 1) /*div=1/(n+1)*/ #define AS3525_DBOP_DIV (CLK_DIV(AS3525_PCLK_FREQ, AS3525_DBOP_FREQ) - 1) /*div=1/(n+1)*/
#define AS3525_I2C_PRESCALER CLK_DIV(AS3525_PCLK_FREQ, AS3525_I2C_FREQ) #define AS3525_I2C_PRESCALER CLK_DIV(AS3525_PCLK_FREQ, AS3525_I2C_FREQ)
#define AS3525_I2C_PRESCALER_MAX 0xFF | 0x300 /* Max value for prescaler */
#define AS3525_I2C_FREQ 400000 #define AS3525_I2C_FREQ 400000
#define AS3525_SD_IDENT_DIV ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SD_IDENT_FREQ) / 2) - 1) #define AS3525_SD_IDENT_DIV ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SD_IDENT_FREQ) / 2) - 1)
#define AS3525_SD_IDENT_FREQ 400000 /* must be between 100 & 400 kHz */ #define AS3525_SD_IDENT_FREQ 400000 /* must be between 100 & 400 kHz */
#define AS3525_SSP_PRESCALER ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SSP_FREQ) + 1) & ~1) /* must be an even number */ #define AS3525_SSP_PRESCALER ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SSP_FREQ) + 1) & ~1) /* must be an even number */
#if LCD_DEPTH > 1
#define AS3525_SSP_PRESCALER_MAX ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SSP_FREQ_MIN) + 1) & ~1)/* must be an even number */
#define AS3525_SSP_FREQ_MIN 2000000 /* 2 MHz gives a decent refresh rate on clipzip*/
#else
#define AS3525_SSP_PRESCALER_MAX 0xFE & ~1 /*Max value for divider - must be an even number */
#define AS3525_SSP_FREQ_MIN AS3525_SSP_FREQ /* No set minimum we just use max divider */
#endif
#define AS3525_SSP_FREQ 12000000 #define AS3525_SSP_FREQ 12000000
#define AS3525_IDE_SEL AS3525_CLK_PLLA /* Input Source */ #define AS3525_IDE_SEL AS3525_CLK_PLLA /* Input Source */
#define AS3525_IDE_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_IDE_FREQ) - 1)/*div=1/(n+1)*/ #define AS3525_IDE_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_IDE_FREQ) - 1)/*div=1/(n+1)*/
#define AS3525_IDE_DIV_MAX 0xF /* Max value for divider */
#if CONFIG_CPU == AS3525v2 #if CONFIG_CPU == AS3525v2
#define AS3525_MS_FREQ 120000000 #define AS3525_MS_FREQ 120000000
#define AS3525_MS_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_MS_FREQ) -1) #define AS3525_MS_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_MS_FREQ) -1)
#define AS3525_SDSLOT_FREQ 24000000 #define AS3525_SDSLOT_FREQ 24000000
#define AS3525_SDSLOT_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_SDSLOT_FREQ) -1) #define AS3525_SDSLOT_DIV (CLK_DIV(AS3525_PLLA_FREQ, AS3525_SDSLOT_FREQ) -1)
#define AS3525_SDSLOT_DIV_MAX 0xF /* Max value for divider */
#define AS3525_IDE_FREQ 80000000 #define AS3525_IDE_FREQ 80000000
#else #else
#define AS3525_IDE_FREQ 50000000 /* The OF uses 66MHz maximal freq */ #define AS3525_IDE_FREQ 50000000 /* The OF uses 66MHz maximal freq */
@ -221,10 +211,6 @@
#error SSP frequency is too low : clock divider will not fit ! #error SSP frequency is too low : clock divider will not fit !
#endif #endif
#if (((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SSP_FREQ_MIN)) + 1 ) & ~1) >= (1<<8) /* 8 bits */
#error SSP_MIN frequency is too low : clock divider will not fit !
#endif
/* AS3525_SD_IDENT_FREQ */ /* AS3525_SD_IDENT_FREQ */
#if ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SD_IDENT_FREQ) / 2) - 1) >= (1<<8) /* 8 bits */ #if ((CLK_DIV(AS3525_PCLK_FREQ, AS3525_SD_IDENT_FREQ) / 2) - 1) >= (1<<8) /* 8 bits */
#error SD IDENTIFICATION frequency is too low : clock divider will not fit ! #error SD IDENTIFICATION frequency is too low : clock divider will not fit !

23
firmware/target/arm/as3525/sansa-clipplus/lcd-clip-plus.c
View file

@ -26,25 +26,11 @@
#include "system.h" #include "system.h"
#include "cpu.h" #include "cpu.h"
static void ssp_set_prescaler(unsigned int prescaler)
{
int oldlevel = disable_interrupt_save(IRQ_FIQ_STATUS);
/* must be on to write regs */
bool ssp_enabled = bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE) &
CGU_SSP_CLOCK_ENABLE;
SSP_CPSR = prescaler;
if (!ssp_enabled) /* put it back how we found it */
bitclr32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE);
restore_irq(oldlevel);
}
int lcd_hw_init(void) int lcd_hw_init(void)
{ {
bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE); bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE);
ssp_set_prescaler(AS3525_SSP_PRESCALER); /* OF = 0x10 */ SSP_CPSR = AS3525_SSP_PRESCALER; /* OF = 0x10 */
SSP_CR0 = (1<<7) | (1<<6) | 7; /* Motorola SPI frame format, 8 bits */ SSP_CR0 = (1<<7) | (1<<6) | 7; /* Motorola SPI frame format, 8 bits */
SSP_CR1 = (1<<3) | (1<<1); /* SSP Operation enabled */ SSP_CR1 = (1<<3) | (1<<1); /* SSP Operation enabled */
SSP_IMSC = 0; /* No interrupts */ SSP_IMSC = 0; /* No interrupts */
@ -129,10 +115,3 @@ void lcd_enable_power(bool onoff)
#endif #endif
} }
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_DISP)
/* declared in system-as3525.c */
void ams_ssp_set_low_speed(bool slow)
{
ssp_set_prescaler(slow ? AS3525_SSP_PRESCALER_MAX : AS3525_SSP_PRESCALER);
}
#endif

24
firmware/target/arm/as3525/sansa-clipzip/lcd-clipzip.c
View file

@ -35,26 +35,12 @@ static int lcd_type;
static bool lcd_enabled; static bool lcd_enabled;
#endif #endif
static void ssp_set_prescaler(unsigned int prescaler)
{
int oldlevel = disable_interrupt_save(IRQ_FIQ_STATUS);
/* must be on to write regs */
bool ssp_enabled = bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE) &
CGU_SSP_CLOCK_ENABLE;
SSP_CPSR = prescaler;
if (!ssp_enabled) /* put it back how we found it */
bitclr32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE);
restore_irq(oldlevel);
}
/* initialises the host lcd hardware, returns the lcd type */ /* initialises the host lcd hardware, returns the lcd type */
static int lcd_hw_init(void) static int lcd_hw_init(void)
{ {
/* configure SSP */ /* configure SSP */
bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE); bitset32(&CGU_PERI, CGU_SSP_CLOCK_ENABLE);
ssp_set_prescaler(AS3525_SSP_PRESCALER); /* OF = 0x8 */ SSP_CPSR = 4; /* TODO: use AS3525_SSP_PRESCALER, OF uses 8 */
SSP_CR0 = (0 << 8) | /* SCR, serial clock rate divider = 1 */ SSP_CR0 = (0 << 8) | /* SCR, serial clock rate divider = 1 */
(1 << 7) | /* SPH, phase = 1 */ (1 << 7) | /* SPH, phase = 1 */
(1 << 6) | /* SPO, polarity = 1 */ (1 << 6) | /* SPO, polarity = 1 */
@ -451,11 +437,3 @@ void lcd_update(void)
{ {
lcd_update_rect(0, 0, LCD_WIDTH, LCD_HEIGHT); lcd_update_rect(0, 0, LCD_WIDTH, LCD_HEIGHT);
} }
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_DISP)
/* declared in system-as3525.c */
void ams_ssp_set_low_speed(bool slow)
{
ssp_set_prescaler(slow ? AS3525_SSP_PRESCALER_MAX : AS3525_SSP_PRESCALER);
}
#endif

138
firmware/target/arm/as3525/sd-as3525.c
View file

@ -89,8 +89,6 @@
| MCI_CMD_CRC_FAIL) | MCI_CMD_CRC_FAIL)
#define MCI_FIFO(i) ((unsigned long *) (pl180_base[i]+0x80)) #define MCI_FIFO(i) ((unsigned long *) (pl180_base[i]+0x80))
#define IDE_INTERFACE_CLK (1<<6) /* non AHB interface */
/* volumes */ /* volumes */
#define INTERNAL_AS3525 0 /* embedded SD card */ #define INTERNAL_AS3525 0 /* embedded SD card */
#define SD_SLOT_AS3525 1 /* SD slot if present */ #define SD_SLOT_AS3525 1 /* SD slot if present */
@ -111,8 +109,7 @@ static void init_pl180_controller(const int drive);
static tCardInfo card_info[NUM_DRIVES]; static tCardInfo card_info[NUM_DRIVES];
/* maximum timeouts recommended in the SD Specification v2.00 */ /* maximum timeouts recommanded in the SD Specification v2.00 */
/* MCI_DATA_TIMER register data timeout in card bus clock periods */
#define SD_MAX_READ_TIMEOUT ((AS3525_PCLK_FREQ) / 1000 * 100) /* 100 ms */ #define SD_MAX_READ_TIMEOUT ((AS3525_PCLK_FREQ) / 1000 * 100) /* 100 ms */
#define SD_MAX_WRITE_TIMEOUT ((AS3525_PCLK_FREQ) / 1000 * 250) /* 250 ms */ #define SD_MAX_WRITE_TIMEOUT ((AS3525_PCLK_FREQ) / 1000 * 250) /* 250 ms */
@ -146,17 +143,7 @@ static unsigned char *uncached_buffer = AS3525_UNCACHED_ADDR(&aligned_buffer[0])
static inline void mci_delay(void) { udelay(1000) ; } static inline void mci_delay(void) { udelay(1000) ; }
static inline bool card_detect_target(void) static void enable_controller(bool on)
{
#if defined(HAVE_MULTIDRIVE)
return !(GPIOA_PIN(2));
#else
return false;
#endif
}
#if defined(HAVE_MULTIDRIVE) || defined(HAVE_HOTSWAP)
static void enable_controller_mci(bool on)
{ {
#if defined(HAVE_BUTTON_LIGHT) && defined(HAVE_MULTIDRIVE) #if defined(HAVE_BUTTON_LIGHT) && defined(HAVE_MULTIDRIVE)
@ -210,33 +197,17 @@ static void enable_controller_mci(bool on)
#endif #endif
} }
} }
#endif /* defined(HAVE_MULTIDRIVE) || defined(HAVE_HOTSWAP) */
/* AMS v1 have two different drive interfaces MCI_SD(XPD) and GGU_IDE */ static inline bool card_detect_target(void)
static void enable_controller(bool on, const int drive)
{ {
#if defined(HAVE_MULTIDRIVE)
if (drive == INTERNAL_AS3525) return !(GPIOA_PIN(2));
{ #else
#ifndef BOOTLOADER return false;
if (on)
{
bitset32(&CGU_PERI, CGU_NAF_CLOCK_ENABLE);
CGU_IDE |= IDE_INTERFACE_CLK; /* interface enable */
}
else
{
CGU_IDE &= ~(IDE_INTERFACE_CLK); /* interface disable */
bitclr32(&CGU_PERI, CGU_NAF_CLOCK_ENABLE);
}
#endif
}
#if defined(HAVE_MULTIDRIVE) || defined(HAVE_HOTSWAP)
else
enable_controller_mci(on);
#endif #endif
} }
#ifdef HAVE_HOTSWAP #ifdef HAVE_HOTSWAP
static int sd1_oneshot_callback(struct timeout *tmo) static int sd1_oneshot_callback(struct timeout *tmo)
{ {
@ -355,7 +326,6 @@ static bool send_cmd(const int drive, const int cmd, const int arg,
return false; return false;
} }
/* MCI_CLOCK = MCLK / 2x(ClkDiv[bits 7:0]+1) */
#define MCI_FULLSPEED (MCI_CLOCK_ENABLE | MCI_CLOCK_BYPASS) /* MCLK */ #define MCI_FULLSPEED (MCI_CLOCK_ENABLE | MCI_CLOCK_BYPASS) /* MCLK */
#define MCI_HALFSPEED (MCI_CLOCK_ENABLE) /* MCLK/2 */ #define MCI_HALFSPEED (MCI_CLOCK_ENABLE) /* MCLK/2 */
#define MCI_QUARTERSPEED (MCI_CLOCK_ENABLE | 1) /* MCLK/4 */ #define MCI_QUARTERSPEED (MCI_CLOCK_ENABLE | 1) /* MCLK/4 */
@ -375,7 +345,7 @@ static int sd_init_card(const int drive)
/* 100 - 400kHz clock required for Identification Mode */ /* 100 - 400kHz clock required for Identification Mode */
/* Start of Card Identification Mode ************************************/ /* Start of Card Identification Mode ************************************/
/* CMD0 Go Idle -- all card functions switch back to default */ /* CMD0 Go Idle */
if(!send_cmd(drive, SD_GO_IDLE_STATE, 0, MCI_NO_RESP, NULL)) if(!send_cmd(drive, SD_GO_IDLE_STATE, 0, MCI_NO_RESP, NULL))
return -1; return -1;
mci_delay(); mci_delay();
@ -423,10 +393,10 @@ static int sd_init_card(const int drive)
if(sd_wait_for_tran_state(drive)) if(sd_wait_for_tran_state(drive))
return -6; return -6;
/* CMD6 0xf indicates no influence, [3:0],0x1 - HS Access*/ /* CMD6 */
if(!send_cmd(drive, SD_SWITCH_FUNC, 0x80fffff1, MCI_NO_RESP, NULL)) if(!send_cmd(drive, SD_SWITCH_FUNC, 0x80fffff1, MCI_NO_RESP, NULL))
return -7; return -7;
sleep(HZ/10);/* need to wait at least 8 clock periods */ sleep(HZ/10);
/* go back to STBY state so we can read csd */ /* go back to STBY state so we can read csd */
/* CMD7 w/rca=0: Deselect card to put it in STBY state */ /* CMD7 w/rca=0: Deselect card to put it in STBY state */
@ -547,7 +517,7 @@ static void init_pl180_controller(const int drive)
int sd_init(void) int sd_init(void)
{ {
int ret; int ret;
CGU_IDE = IDE_INTERFACE_CLK /* enable interface */ CGU_IDE = (1<<6) /* enable non AHB interface*/
| (AS3525_IDE_DIV << 2) | (AS3525_IDE_DIV << 2)
| AS3525_CLK_PLLA; /* clock source = PLLA */ | AS3525_CLK_PLLA; /* clock source = PLLA */
@ -570,9 +540,7 @@ int sd_init(void)
/* init mutex */ /* init mutex */
mutex_init(&sd_mtx); mutex_init(&sd_mtx);
for (int i = 0; i < NUM_DRIVES ; i++) enable_controller(false);
enable_controller(false, i);
return 0; return 0;
} }
@ -688,7 +656,7 @@ static int sd_transfer_sectors(IF_MD(int drive,) unsigned long start,
unsigned long response; unsigned long response;
bool aligned = !((uintptr_t)buf & (CACHEALIGN_SIZE - 1)); bool aligned = !((uintptr_t)buf & (CACHEALIGN_SIZE - 1));
enable_controller(true, drive); enable_controller(true);
led(true); led(true);
if (card_info[drive].initialized <= 0) if (card_info[drive].initialized <= 0)
@ -724,21 +692,27 @@ static int sd_transfer_sectors(IF_MD(int drive,) unsigned long start,
else else
discard_dcache_range(buf, count * SECTOR_SIZE); discard_dcache_range(buf, count * SECTOR_SIZE);
} }
const int cmd = write ? SD_WRITE_MULTIPLE_BLOCK : SD_READ_MULTIPLE_BLOCK;
while(count > 0) while(count)
{ {
/* 128 * 512 = 2^16, and doesn't fit in the 16 bits of DATA_LENGTH /* 128 * 512 = 2^16, and doesn't fit in the 16 bits of DATA_LENGTH
* register, so we have to transfer maximum 127 sectors at a time. */ * register, so we have to transfer maximum 127 sectors at a time. */
unsigned int transfer = (count >= 128) ? 127 : count; /* sectors */ unsigned int transfer = (count >= 128) ? 127 : count; /* sectors */
void *dma_buf; void *dma_buf;
const int cmd =
write ? SD_WRITE_MULTIPLE_BLOCK : SD_READ_MULTIPLE_BLOCK;
unsigned long bank_start = start; unsigned long bank_start = start;
unsigned long status;
/* Only switch banks for internal storage */ /* Only switch banks for internal storage */
if(drive == INTERNAL_AS3525) if(drive == INTERNAL_AS3525)
{ {
unsigned int bank = bank_start / BLOCKS_PER_BANK; unsigned int bank = 0;
bank_start -= bank * BLOCKS_PER_BANK; while(bank_start >= BLOCKS_PER_BANK)
{
bank_start -= BLOCKS_PER_BANK;
bank++;
}
/* Switch bank if needed */ /* Switch bank if needed */
if(card_info[INTERNAL_AS3525].current_bank != bank) if(card_info[INTERNAL_AS3525].current_bank != bank)
@ -796,7 +770,10 @@ static int sd_transfer_sectors(IF_MD(int drive,) unsigned long start,
/*Small delay for writes prevents data crc failures at lower freqs*/ /*Small delay for writes prevents data crc failures at lower freqs*/
#ifdef HAVE_MULTIDRIVE #ifdef HAVE_MULTIDRIVE
if((drive == SD_SLOT_AS3525) && !hs_card) if((drive == SD_SLOT_AS3525) && !hs_card)
udelay(4); {
int write_delay = 125;
while(write_delay--);
}
#endif #endif
} }
else else
@ -827,7 +804,7 @@ static int sd_transfer_sectors(IF_MD(int drive,) unsigned long start,
last_disk_activity = current_tick; last_disk_activity = current_tick;
if(!send_cmd(drive, SD_STOP_TRANSMISSION, 0, MCI_RESP, &response)) if(!send_cmd(drive, SD_STOP_TRANSMISSION, 0, MCI_RESP, &status))
{ {
ret = -4*20; ret = -4*20;
goto sd_transfer_error; goto sd_transfer_error;
@ -854,7 +831,7 @@ sd_transfer_error:
sd_transfer_error_nodma: sd_transfer_error_nodma:
led(false); led(false);
enable_controller(false, drive); enable_controller(false);
if (ret) /* error */ if (ret) /* error */
card_info[drive].initialized = 0; card_info[drive].initialized = 0;
@ -945,18 +922,12 @@ void ams_sd_get_debug_info(struct ams_sd_debug_info *info)
#define MCI_SD *((volatile unsigned long *)(SD_MCI_BASE + 0x04)) #define MCI_SD *((volatile unsigned long *)(SD_MCI_BASE + 0x04))
mutex_lock(&sd_mtx); mutex_lock(&sd_mtx);
enable_controller(true); /* must be on to read regs */
for (int i = 0; i < NUM_DRIVES ; i++)
enable_controller(true, i); /* must be on to read regs */
info->mci_nand = MCI_NAND; info->mci_nand = MCI_NAND;
#ifdef HAVE_MULTIDRIVE #ifdef HAVE_MULTIDRIVE
info->mci_sd = MCI_SD; info->mci_sd = MCI_SD;
#endif #endif
enable_controller(false);
for (int i = 0; i < NUM_DRIVES ; i++)
enable_controller(false, i);
mutex_unlock(&sd_mtx); mutex_unlock(&sd_mtx);
} }
@ -977,10 +948,10 @@ int sd_event(long id, intptr_t data)
if (id == SYS_HOTSWAP_INSERTED) if (id == SYS_HOTSWAP_INSERTED)
{ {
enable_controller(true, data); enable_controller(true);
init_pl180_controller(data); init_pl180_controller(data);
rc = sd_init_card(data); rc = sd_init_card(data);
enable_controller(false, data); enable_controller(false);
} }
mutex_unlock(&sd_mtx); mutex_unlock(&sd_mtx);
@ -997,42 +968,3 @@ int sd_event(long id, intptr_t data)
return rc; return rc;
} }
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_DISK)
/* declared in system-as3525.c */
void ams_sd_set_low_speed(bool slow)
{
/* block access while speed is changed */
mutex_lock(&sd_mtx);
enable_controller(true, INTERNAL_AS3525);
/* After a data write, data cannot be written to MCI_CLOCK
for 3 MCLK periods + 2 PCLK periods. ~10us worst case
*/
udelay(100);
if (slow)
{
/* only affects internal drive clock speed*/
CGU_IDE = (CGU_IDE & ~(0xF << 2)) | (AS3525_IDE_DIV_MAX << 2);
/* power save is enabled for the sd card(s) */
for (int i = 0; i < NUM_DRIVES ; i++)
{
if (i != INTERNAL_AS3525 && (MCI_CLOCK(i) & MCI_CLOCK_POWERSAVE) == 0)
MCI_CLOCK(i) |= MCI_CLOCK_POWERSAVE;
}
}
else
{
/* Full Speed */
CGU_IDE = (CGU_IDE & ~(0xF << 2)) | (AS3525_IDE_DIV << 2);
for (int i = 0; i < NUM_DRIVES ; i++)
{
if (i != INTERNAL_AS3525 && (MCI_CLOCK(i) & MCI_CLOCK_POWERSAVE) != 0)
MCI_CLOCK(i) = (MCI_CLOCK(i) & ~MCI_CLOCK_POWERSAVE);
}
}
enable_controller(false, INTERNAL_AS3525);
mutex_unlock(&sd_mtx);
}
#endif

26
firmware/target/arm/as3525/sd-as3525v2.c
View file

@ -488,7 +488,7 @@ static int sd_init_card(const int drive)
card_info[drive].initialized = 0; card_info[drive].initialized = 0;
card_info[drive].rca = 0; card_info[drive].rca = 0;
/* assume 24 MHz clock / (2x)60 = 200 kHz */ /* assume 24 MHz clock / 60 = 400 kHz */
MCI_CLKDIV = (MCI_CLKDIV & ~(0xFF)) | 0x3C; /* CLK_DIV_0 : bits 7:0 */ MCI_CLKDIV = (MCI_CLKDIV & ~(0xFF)) | 0x3C; /* CLK_DIV_0 : bits 7:0 */
/* 100 - 400kHz clock required for Identification Mode */ /* 100 - 400kHz clock required for Identification Mode */
@ -957,27 +957,3 @@ int sd_event(long id, intptr_t data)
return rc; return rc;
} }
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_DISK)
/* declared in system-as3525.c */
void ams_sd_set_low_speed(bool slow)
{
/* block access while speed is changed */
mutex_lock(&sd_mtx);
enable_controller(true);
if (slow)
{
CGU_SDSLOT = (CGU_SDSLOT & ~(0xF << 2)) | (AS3525_SDSLOT_DIV_MAX << 2);
/* power save is enabled for the sd card(s) ASSUMES CRD0 is int drive! */
MCI_CLKENA |= (CCLK_LP_CRD1 | CCLK_LP_CRD2 | CCLK_LP_CRD3);
}
else
{
/* Full Speed */
CGU_SDSLOT = (CGU_SDSLOT & ~(0xF << 2)) | (AS3525_SDSLOT_DIV << 2);
MCI_CLKENA = (MCI_CLKENA & ~(CCLK_LP_CRD1 | CCLK_LP_CRD2 | CCLK_LP_CRD3));
}
enable_controller(false);
mutex_unlock(&sd_mtx);
}
#endif

68
firmware/target/arm/as3525/system-as3525.c
View file

@ -52,29 +52,6 @@ struct mutex cpufreq_mtx;
#define default_interrupt(name) \ #define default_interrupt(name) \
extern __attribute__((weak,alias("UIRQ"))) void name (void) extern __attribute__((weak,alias("UIRQ"))) void name (void)
#ifdef CONFIG_POWER_SAVING
/* Powersave functions either manipulate the system directly
or pass enabled flag on to these specific functions
dis/enabling powersaving for the selected subsystem
*/
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
/*cpu_set_powersave*/
#include "settings.h"
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
/*disp_set_powersave*/
void ams_ssp_set_low_speed(bool slow); /*lcd-clip-plus.c & lcd-clipzip.c*/
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
/*disk_set_powersave*/
void ams_sd_set_low_speed(bool slow); /* sd-as3525.c & sd-as3525v2.c */
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
/*i2c_set_powersave*/
void ams_i2c_set_low_speed(bool slow); /* ascodec-as3525.c*/
#endif
#endif /*CONFIG_POWER_SAVING*/
#if CONFIG_USBOTG != USBOTG_DESIGNWARE #if CONFIG_USBOTG != USBOTG_DESIGNWARE
static void UIRQ (void) __attribute__((interrupt ("IRQ"))); static void UIRQ (void) __attribute__((interrupt ("IRQ")));
#endif #endif
@ -445,39 +422,6 @@ void udelay(unsigned usecs)
); );
} }
#ifdef CONFIG_POWER_SAVING
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
void cpu_set_powersave(bool enabled)
{
/*global_settings.cpu_powersave*/
/*handled in: set_cpu_frequency()*/
(void) enabled;
}
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
void disk_set_powersave(bool enabled)
{
/*global_settings.disk_powersave*/
ams_sd_set_low_speed(enabled);
}
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
void disp_set_powersave(bool enabled)
{
/*global_settings.disp_powersave*/
ams_ssp_set_low_speed(enabled);
}
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
void i2c_set_powersave(bool enabled)
{
/*global_settings.i2c_powersave*/
ams_i2c_set_low_speed(enabled);
}
#endif
#endif /*defined(CONFIG_POWER_SAVING)*/
#ifndef BOOTLOADER #ifndef BOOTLOADER
#ifdef HAVE_ADJUSTABLE_CPU_FREQ #ifdef HAVE_ADJUSTABLE_CPU_FREQ
bool set_cpu_frequency__lock(void) bool set_cpu_frequency__lock(void)
@ -538,11 +482,6 @@ void set_cpu_frequency(long frequency)
#ifdef HAVE_ADJUSTABLE_CPU_VOLTAGE #ifdef HAVE_ADJUSTABLE_CPU_VOLTAGE
/* Decreasing frequency so reduce voltage after change */ /* Decreasing frequency so reduce voltage after change */
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_CPU)
if (!global_settings.cpu_powersave)
ascodec_write(AS3514_CVDD_DCDC3, (AS314_CP_DCDC3_SETTING | CVDD_1_15));
else
#endif
ascodec_write(AS3514_CVDD_DCDC3, (AS314_CP_DCDC3_SETTING | CVDD_1_10)); ascodec_write(AS3514_CVDD_DCDC3, (AS314_CP_DCDC3_SETTING | CVDD_1_10));
#endif /* HAVE_ADJUSTABLE_CPU_VOLTAGE */ #endif /* HAVE_ADJUSTABLE_CPU_VOLTAGE */
@ -580,13 +519,6 @@ void set_cpu_frequency(long frequency)
/* Set CVDD1 power supply */ /* Set CVDD1 power supply */
#ifdef HAVE_ADJUSTABLE_CPU_VOLTAGE #ifdef HAVE_ADJUSTABLE_CPU_VOLTAGE
#if defined(CONFIG_POWER_SAVING) && (CONFIG_POWER_SAVING & POWERSV_CPU)
if (!global_settings.cpu_powersave)
{
ascodec_write_pmu(0x17, 1, 0x80 | 26);
return;
}
#endif
#if defined(SANSA_CLIPZIP) #if defined(SANSA_CLIPZIP)
ascodec_write_pmu(0x17, 1, 0x80 | 20); ascodec_write_pmu(0x17, 1, 0x80 | 20);
#elif defined(SANSA_CLIPPLUS) #elif defined(SANSA_CLIPPLUS)

20
firmware/target/arm/as3525/system-target.h
View file

@ -73,26 +73,6 @@ static inline void mdelay(unsigned msecs)
void usb_insert_int(void); void usb_insert_int(void);
void usb_remove_int(void); void usb_remove_int(void);
#ifdef CONFIG_POWER_SAVING
/* Powersave functions either manipulate the system directly
or pass enabled flag on to the devices specific function
dis/enabling powersaving for the selected subsystem
*/
#if (CONFIG_POWER_SAVING & POWERSV_CPU)
void cpu_set_powersave(bool enabled);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISP)
void disp_set_powersave(bool enabled);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_DISK)
void disk_set_powersave(bool enabled);
#endif
#if (CONFIG_POWER_SAVING & POWERSV_I2C)
void i2c_set_powersave(bool enabled);
#endif
#endif /*CONFIG_POWER_SAVING*/
#ifdef HAVE_ADJUSTABLE_CPU_FREQ #ifdef HAVE_ADJUSTABLE_CPU_FREQ
#define CPU_BOOST_LOCK_DEFINED #define CPU_BOOST_LOCK_DEFINED

24
manual/configure_rockbox/system_options.tex
View file

@ -297,30 +297,6 @@ therefore result in better runtime.
\end{description} \end{description}
} %\nopt{HAS_BUTTON_HOLD} } %\nopt{HAS_BUTTON_HOLD}
\opt{CONFIG_POWER_SAVING}{
\subsection{Power Saving}
These options allow users to increase runtime by lowering performance
of select subsystems. Certain options may \emph{not} be applicable to your
\dap{} or may cause undesired operation to your particular use case.
\emph{WARNING!} While every effort has been made to ensure the safety of these
options, due to manufacturing variance some options may cause unwanted side
effects, cause the \dap{} to crash or (while unlikely) even \emph{destroy}
your \dap{}. \emph{PROCEED WITH CAUTION}
\begin{description}
\item[CPU]
Allows lower voltages or cpu speed when enabled.
\item[Disk]
Allows slower disk operations when enabled.
\item[I2C]
Allows slower clocking of I2C device bus when enabled.
\item[Display]
Allows slower screen refresh rates when enabled.
\end{description}
} %\opt{CONFIG_POWER_SAVING}
\opt{usb_hid}{ \opt{usb_hid}{
\subsection{\label{ref:USB_HID}USB HID} \subsection{\label{ref:USB_HID}USB HID}