devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

D2: Fixes for 16Gb models with four NAND banks: update MAX_BANKS, configure the chip select GPIO as output and use a couple of #defines to tidy things up.

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@17705 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Rob Purchase 2008-06-09 08:11:11 +00:00
parent 84ca420ad1
commit bca9703b83
1 changed files with 19 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

36
firmware/target/arm/tcc780x/ata-nand-tcc780x.c
View file

@ -74,6 +74,15 @@ static struct mutex ata_mtx SHAREDBSS_ATTR;
#define ECC_ERRDATA (*(volatile unsigned long *)0xF005B060) #define ECC_ERRDATA (*(volatile unsigned long *)0xF005B060)
#define ECC_ERR (*(volatile unsigned long *)0xF005B070) #define ECC_ERR (*(volatile unsigned long *)0xF005B070)
/* GPIOs */
#define NAND_GPIO_SET(n) GPIOB_SET = n
#define NAND_GPIO_CLEAR(n) GPIOB_CLEAR = n
#define NAND_GPIO_OUT_EN(n) GPIOB_DIR |= n
#define WE_GPIO_BIT (1<<19) /* Write Enable */
#define CS_GPIO_BIT (1<<21) /* Chip Select (4 banks when used with NFC_CSx) */
/* Chip characteristics, initialised by nand_get_chip_info() */ /* Chip characteristics, initialised by nand_get_chip_info() */
static int page_size = 0; static int page_size = 0;
@ -96,13 +105,7 @@ static int segments_per_bank = 0;
#define MAX_BLOCKS_PER_BANK 8192 #define MAX_BLOCKS_PER_BANK 8192
#define MAX_PAGES_PER_BLOCK 128 #define MAX_PAGES_PER_BLOCK 128
#define BLOCKS_PER_SEGMENT 4 #define BLOCKS_PER_SEGMENT 4
#define MAX_BANKS 4
/* In theory we can support 4 banks, but only 2 have been seen on 2/4/8Gb D2s */
#ifdef COWON_D2
#define MAX_BANKS 2
#else
#define MAX_BANKS 4
#endif
#define MAX_SEGMENTS (MAX_BLOCKS_PER_BANK * MAX_BANKS / BLOCKS_PER_SEGMENT) #define MAX_SEGMENTS (MAX_BLOCKS_PER_BANK * MAX_BANKS / BLOCKS_PER_SEGMENT)
@ -174,7 +177,7 @@ static void nand_chip_select(int bank)
if (bank == -1) if (bank == -1)
{ {
/* Disable both chip selects */ /* Disable both chip selects */
GPIOB_CLEAR = (1<<21); NAND_GPIO_CLEAR(CS_GPIO_BIT);
NFC_CTRL |= NFC_CS0 | NFC_CS1; NFC_CTRL |= NFC_CS0 | NFC_CS1;
} }
else else
@ -197,13 +200,9 @@ static void nand_chip_select(int bank)
/* Secondary chip select */ /* Secondary chip select */
if (bank & 2) if (bank & 2)
{ NAND_GPIO_SET(CS_GPIO_BIT);
GPIOB_SET = (1<<21);
}
else else
{ NAND_GPIO_CLEAR(CS_GPIO_BIT);
GPIOB_CLEAR = (1<<21);
}
} }
} }
@ -224,7 +223,7 @@ static void nand_read_id(int bank, unsigned char* id_buf)
nand_chip_select(bank); nand_chip_select(bank);
/* Set write protect */ /* Set write protect */
GPIOB_CLEAR = (1<<19); NAND_GPIO_CLEAR(WE_GPIO_BIT);
/* Reset command */ /* Reset command */
NFC_CMD = 0xFF; NFC_CMD = 0xFF;
@ -262,7 +261,7 @@ static void nand_read_uid(int bank, unsigned int* uid_buf)
nand_chip_select(bank); nand_chip_select(bank);
/* Set write protect */ /* Set write protect */
GPIOB_CLEAR = 1<<19; NAND_GPIO_CLEAR(WE_GPIO_BIT);
/* Set 8-bit data width */ /* Set 8-bit data width */
NFC_CTRL &= ~NFC_16BIT; NFC_CTRL &= ~NFC_16BIT;
@ -314,7 +313,7 @@ static void nand_read_raw(int bank, int row, int column, int size, void* buf)
nand_chip_select(bank); nand_chip_select(bank);
/* Set write protect */ /* Set write protect */
GPIOB_CLEAR = (1<<19); NAND_GPIO_CLEAR(WE_GPIO_BIT);
/* Set 8-bit data width */ /* Set 8-bit data width */
NFC_CTRL &= ~NFC_16BIT; NFC_CTRL &= ~NFC_16BIT;
@ -778,6 +777,9 @@ int ata_init(void)
} }
} }
/* Set GPIO direction for chip select & write protect */
NAND_GPIO_OUT_EN(CS_GPIO_BIT | WE_GPIO_BIT);
/* Scan banks to build up block translation table */ /* Scan banks to build up block translation table */
for (bank = 0; bank < total_banks; bank++) for (bank = 0; bank < total_banks; bank++)
{ {