devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

Some corrections of the TLV320 register bit definitions

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@9324 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Linus Nielsen Feltzing 2006-03-28 20:35:08 +00:00
parent 22593f4ace
commit b7da52bb65
1 changed files with 21 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

43
firmware/export/tlv320.h
View file

@ -39,61 +39,60 @@ extern void tlv320_disable_recording(void);
/* registers */ /* registers */
/* REG_LLIV: Left line input channel volume control */ /* REG_LLIV: Left line input channel volume control */
#define REG_LLIV 0x0 #define REG_LLIV 0x0
#define LLIV_LRS (0 << 8) /* simultaneous volume/mute update */ #define LLIV_LRS (1 << 8) /* simultaneous volume/mute update */
#define LLIV_LIM (1 << 7) /* Left line input mute */ #define LLIV_LIM (1 << 7) /* Left line input mute */
#define LLIV_LIV(x) ((x) & 0x1f)/* Left line input volume control */ #define LLIV_LIV(x) ((x) & 0x1f)/* Left line input volume control */
/* REG_RLIV: Right line input channel volume control */ /* REG_RLIV: Right line input channel volume control */
#define REG_RLIV 0x1 #define REG_RLIV 0x1
#define RLIV_RLS (0 << 8) /* simultaneous volume/mute update */ #define RLIV_RLS (1 << 8) /* simultaneous volume/mute update */
#define RLIV_RIM (0 << 7) /* Right line input mute */ #define RLIV_RIM (1 << 7) /* Right line input mute */
#define RLIV_RIV(x) ((x) & 0x1f)/* Right line input volume control */ #define RLIV_RIV(x) ((x) & 0x1f)/* Right line input volume control */
/* REG_LHV: Left Channel Headphone Volume Control */ /* REG_LHV: Left Channel Headphone Volume Control */
#define REG_LHV 0x2 #define REG_LHV 0x2
#define LHV_LRS (0 << 8) /* simultaneous volume/mute update */ #define LHV_LRS (1 << 8) /* simultaneous volume/mute update */
#define LHV_LZC (0 << 7) /* Left-channel zero-cross detect */ #define LHV_LZC (1 << 7) /* Left-channel zero-cross detect */
#define LHV_LHV(x) ((x) & 0x7f)/* Left headphone volume control */ #define LHV_LHV(x) ((x) & 0x7f)/* Left headphone volume control */
/* REG_RHV: Right Channel Headphone Volume Control */ /* REG_RHV: Right Channel Headphone Volume Control */
#define REG_RHV 0x3 #define REG_RHV 0x3
#define RHV_LRS (0 << 8) /* simultaneous volume/mute update */ #define RHV_LRS (1 << 8) /* simultaneous volume/mute update */
#define RHV_RZC (0 << 7) /* Right-channel zero-cross detect */ #define RHV_RZC (1 << 7) /* Right-channel zero-cross detect */
#define RHV_RHV(x) ((x) & 0x7f)/* Right headphone volume control */ #define RHV_RHV(x) ((x) & 0x7f)/* Right headphone volume control */
/* REG_AAP: Analog Audio Path Control */ /* REG_AAP: Analog Audio Path Control */
#define REG_AAP 0x4 #define REG_AAP 0x4
#define AAP_DAC (1 << 4) /* DAC select */ #define AAP_DAC (1 << 4) /* DAC select */
#define AAP_BYPASS (1 << 3) /* bypass */ #define AAP_BYPASS (1 << 3) /* bypass */
#define AAP_INSEL (0 << 2) /* Input select for ADC */ #define AAP_INSEL (1 << 2) /* Input select for ADC */
#define AAP_MICM (1 << 1) /* Microphone mute */ #define AAP_MICM (1 << 1) /* Microphone mute */
#define AAP_MICB (1 << 0) /* Microphone boost */ #define AAP_MICB (1 << 0) /* Microphone boost */
/* REG_DAP: Digital Audio Path Control */ /* REG_DAP: Digital Audio Path Control */
#define REG_DAP 0x5 #define REG_DAP 0x5
#define DAP_DACM (1 << 3) /* DAC soft mute */ #define DAP_DACM (1 << 3) /* DAC soft mute */
#define DAP_DEEMP_DIS (0 << 1) /* De-emphasis control: disabled */
#define DAP_DEEMP_32 (1 << 1) /* De-emphasis control: 32 kHz */ #define DAP_DEEMP_32 (1 << 1) /* De-emphasis control: 32 kHz */
#define DAP_DEEMP_44 (2 << 1) /* De-emphasis control: 44.1 kHz */ #define DAP_DEEMP_44 (2 << 1) /* De-emphasis control: 44.1 kHz */
#define DAP_DEEMP_48 (3 << 1) /* De-emphasis control: 48 kHz */ #define DAP_DEEMP_48 (3 << 1) /* De-emphasis control: 48 kHz */
#define DAP_ADCHP (0 << 0) /* ADC high-pass filter */ #define DAP_ADCHP (1 << 0) /* ADC high-pass filter */
/* REG_PC: Power Down Control */ /* REG_PC: Power Down Control */
#define REG_PC 0x6 #define REG_PC 0x6
#define PC_ON (0 << 7) /* Device power */ #define PC_ON (1 << 7) /* Device power */
#define PC_CLK (0 << 6) /* Clock */ #define PC_CLK (1 << 6) /* Clock */
#define PC_OSC (0 << 5) /* Oscillator */ #define PC_OSC (1 << 5) /* Oscillator */
#define PC_OUT (0 << 4) /* Outputs */ #define PC_OUT (1 << 4) /* Outputs */
#define PC_DAC (0 << 3) /* DAC */ #define PC_DAC (1 << 3) /* DAC */
#define PC_ADC (0 << 2) /* ADC */ #define PC_ADC (1 << 2) /* ADC */
#define PC_MIC (0 << 1) /* Microphone input */ #define PC_MIC (1 << 1) /* Microphone input */
#define PC_LINE (0 << 0) /* Line input */ #define PC_LINE (1 << 0) /* Line input */
/* REG_DAIF: Digital Audio Interface Format */ /* REG_DAIF: Digital Audio Interface Format */
#define REG_DAIF 0x7 #define REG_DAIF 0x7
#define DAIF_MS (1 << 6) /* Master/slave mode */ #define DAIF_MS (1 << 6) /* Master/slave mode */
#define DAIF_LRSWAP (1 << 5) /* DAC left/right swap */ #define DAIF_LRSWAP (1 << 5) /* DAC left/right swap */
#define DAIF_LRP (0 << 4) /* DAC left/right phase */ #define DAIF_LRP (1 << 4) /* DAC left/right phase */
#define DAIF_IWL_16 (0 << 2) /* Input bit length: 16 bit */ #define DAIF_IWL_16 (0 << 2) /* Input bit length: 16 bit */
#define DAIF_IWL_20 (1 << 2) /* Input bit length: 20 bit */ #define DAIF_IWL_20 (1 << 2) /* Input bit length: 20 bit */
#define DAIF_IWL_24 (2 << 2) /* Input bit length: 24 bit */ #define DAIF_IWL_24 (2 << 2) /* Input bit length: 24 bit */
@ -105,15 +104,15 @@ extern void tlv320_disable_recording(void);
/* REG_SRC: Sample Rate Control */ /* REG_SRC: Sample Rate Control */
#define REG_SRC 0x8 #define REG_SRC 0x8
#define SRC_CLKIN (0 << 6) /* Clock input divider */ #define SRC_CLKIN (1 << 6) /* Clock input divider */
#define SRC_CLKOUT (0 << 7) /* Clock output divider */ #define SRC_CLKOUT (1 << 7) /* Clock output divider */
/*#define SRC_SR ()*/ /*#define SRC_SR ()*/
#define SRC_BOSR (1 << 1) /* Base oversampling rate, depends on SRC_USB */ #define SRC_BOSR (1 << 1) /* Base oversampling rate, depends on SRC_USB */
#define SRC_USB (1 << 0) /* Clock mode select */ #define SRC_USB (1 << 0) /* Clock mode select */
/* REG_DIA: Digital Interface Activation */ /* REG_DIA: Digital Interface Activation */
#define REG_DIA 0x9 #define REG_DIA 0x9
#define DIA_ACT (1 << 6) /* Activate interface */ #define DIA_ACT (1 << 0) /* Activate interface */
/* REG_RR: Reset Register */ /* REG_RR: Reset Register */
#define REG_RR 0xf #define REG_RR 0xf