devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

Correct size for the BCRx registers

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@5992 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Linus Nielsen Feltzing 2005-02-16 22:10:47 +00:00
parent f213afacbe
commit b57fd974de
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
firmware/export/mcf5249.h
View file

@ -105,28 +105,28 @@
#define SAR0 (*(volatile unsigned long *)(MBAR + 0x300)) #define SAR0 (*(volatile unsigned long *)(MBAR + 0x300))
#define DAR0 (*(volatile unsigned long *)(MBAR + 0x304)) #define DAR0 (*(volatile unsigned long *)(MBAR + 0x304))
#define DCR0 (*(volatile unsigned short *)(MBAR + 0x308)) #define DCR0 (*(volatile unsigned short *)(MBAR + 0x308))
#define BCR0 (*(volatile unsigned short *)(MBAR + 0x30c)) #define BCR0 (*(volatile unsigned long *)(MBAR + 0x30c))
#define DSR0 (*(volatile unsigned char *)(MBAR + 0x310)) #define DSR0 (*(volatile unsigned char *)(MBAR + 0x310))
#define DIVR0 (*(volatile unsigned char *)(MBAR + 0x314)) #define DIVR0 (*(volatile unsigned char *)(MBAR + 0x314))
#define SAR1 (*(volatile unsigned long *)(MBAR + 0x340)) #define SAR1 (*(volatile unsigned long *)(MBAR + 0x340))
#define DAR1 (*(volatile unsigned long *)(MBAR + 0x344)) #define DAR1 (*(volatile unsigned long *)(MBAR + 0x344))
#define DCR1 (*(volatile unsigned short *)(MBAR + 0x348)) #define DCR1 (*(volatile unsigned short *)(MBAR + 0x348))
#define BCR1 (*(volatile unsigned short *)(MBAR + 0x34c)) #define BCR1 (*(volatile unsigned long *)(MBAR + 0x34c))
#define DSR1 (*(volatile unsigned char *)(MBAR + 0x350)) #define DSR1 (*(volatile unsigned char *)(MBAR + 0x350))
#define DIVR1 (*(volatile unsigned char *)(MBAR + 0x354)) #define DIVR1 (*(volatile unsigned char *)(MBAR + 0x354))
#define SAR2 (*(volatile unsigned long *)(MBAR + 0x380)) #define SAR2 (*(volatile unsigned long *)(MBAR + 0x380))
#define DAR2 (*(volatile unsigned long *)(MBAR + 0x384)) #define DAR2 (*(volatile unsigned long *)(MBAR + 0x384))
#define DCR2 (*(volatile unsigned short *)(MBAR + 0x388)) #define DCR2 (*(volatile unsigned short *)(MBAR + 0x388))
#define BCR2 (*(volatile unsigned short *)(MBAR + 0x38c)) #define BCR2 (*(volatile unsigned long *)(MBAR + 0x38c))
#define DSR2 (*(volatile unsigned char *)(MBAR + 0x390)) #define DSR2 (*(volatile unsigned char *)(MBAR + 0x390))
#define DIVR2 (*(volatile unsigned char *)(MBAR + 0x394)) #define DIVR2 (*(volatile unsigned char *)(MBAR + 0x394))
#define SAR3 (*(volatile unsigned long *)(MBAR + 0x3c0)) #define SAR3 (*(volatile unsigned long *)(MBAR + 0x3c0))
#define DAR3 (*(volatile unsigned long *)(MBAR + 0x3c4)) #define DAR3 (*(volatile unsigned long *)(MBAR + 0x3c4))
#define DCR3 (*(volatile unsigned short *)(MBAR + 0x3c8)) #define DCR3 (*(volatile unsigned short *)(MBAR + 0x3c8))
#define BCR3 (*(volatile unsigned short *)(MBAR + 0x3cc)) #define BCR3 (*(volatile unsigned long *)(MBAR + 0x3cc))
#define DSR3 (*(volatile unsigned char *)(MBAR + 0x3d0)) #define DSR3 (*(volatile unsigned char *)(MBAR + 0x3d0))
#define DIVR3 (*(volatile unsigned char *)(MBAR + 0x3d4)) #define DIVR3 (*(volatile unsigned char *)(MBAR + 0x3d4))