devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

SPC Codec: Simplify configuration and assume nothing need be disabled.

Browse source 
Most SoCs are these days are fast enough for realtime BRR, gaussian
interpolation and echo processing.

Change-Id: I180ce8ad45242c67b5e573a406b9522098a3f12b
This commit is contained in:
Michael Sevakis 2013-05-21 20:39:22 -04:00
parent ed24e62029
commit 9b43f14165
1 changed files with 22 additions and 34 deletions
Download patch file Download diff file Expand all files Collapse all files

56
lib/rbcodec/codecs/libspc/spc_codec.h
View file

@ -41,54 +41,42 @@
#define ARM_ARCH 0 #define ARM_ARCH 0
#endif #endif
#define SPC_DUAL_CORE 1 #if NUM_CORES == 1
#if !defined(SPC_DUAL_CORE) || NUM_CORES == 1
#undef SPC_DUAL_CORE
#define SPC_DUAL_CORE 0 #define SPC_DUAL_CORE 0
#else
#define SPC_DUAL_CORE 1
#endif #endif
/* Only some targets are fast enough for gaussian and realtime BRR decode */ /* Only some targets are too slow for gaussian and realtime BRR decode */
#if CONFIG_CPU == S3C2440 || CONFIG_CPU == IMX31L || \ #if defined(CPU_COLDFIRE)
CONFIG_CPU == AS3525 || CONFIG_CPU == AS3525v2 || \
defined(CPU_S5L870X) || \
(CONFIG_PLATFORM & PLATFORM_HOSTED) || MEMORYSIZE <= 2
/* Don't cache BRR waves */
#define SPC_BRRCACHE 0
/* Allow gaussian interpolation */
#define SPC_NOINTERP 0
/* Allow echo processing */
#define SPC_NOECHO 0
#elif defined(CPU_COLDFIRE)
/* Cache BRR waves */ /* Cache BRR waves */
#define SPC_BRRCACHE 1 #define SPC_BRRCACHE 1
/* Disable gaussian interpolation */ /* Disable gaussian interpolation */
#define SPC_NOINTERP 1 #define SPC_NOINTERP 1
#elif defined (CPU_PP)
/* Allow echo processing */
#define SPC_NOECHO 0
#elif defined (CPU_PP) && SPC_DUAL_CORE
/* Cache BRR waves */ /* Cache BRR waves */
#define SPC_BRRCACHE 1 #define SPC_BRRCACHE 1
/* Disable gaussian interpolation */ /* Disable gaussian interpolation */
#define SPC_NOINTERP 1 #define SPC_NOINTERP 1
#if !SPC_DUAL_CORE
/* Allow echo processing */
#define SPC_NOECHO 0
#else
/* Cache BRR waves */
#define SPC_BRRCACHE 1
/* Disable gaussian interpolation */
#define SPC_NOINTERP 1
/* Disable echo processing */ /* Disable echo processing */
#define SPC_NOECHO 1 #define SPC_NOECHO 1
#endif #endif
#endif /* CPU_* */
/** Turn on, by default, all the good stuff **/
#ifndef SPC_BRRCACHE
/* Don't cache BRR waves */
#define SPC_BRRCACHE 0
#endif
#ifndef SPC_NOINTERP
/* Allow gaussian interpolation */
#define SPC_NOINTERP 0
#endif
#ifndef SPC_NOECHO
/* Allow echo processing */
#define SPC_NOECHO 0
#endif
#if (CONFIG_CPU == MCF5250) #if (CONFIG_CPU == MCF5250)
#define IBSS_ATTR_SPC IBSS_ATTR #define IBSS_ATTR_SPC IBSS_ATTR