devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

imx233: Hardware codec supports up to 192KHz. Make it so!

Browse source 
Change-Id: If08a1d244f28092a5d5332d666fb9afdc78f35a9
This commit is contained in:
Solomon Peachy 2020-10-02 07:02:51 -04:00
parent 9892e468d5
commit 90af40e90c
2 changed files with 8 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

5
firmware/target/arm/imx233/audioin-imx233.c
View file

@ -181,7 +181,7 @@ void imx233_audioin_enable_mic(bool enable)
void imx233_audioin_set_freq(int fsel) void imx233_audioin_set_freq(int fsel)
{ {
static struct static const struct
{ {
int base_mult; int base_mult;
int src_hold; int src_hold;
@ -201,6 +201,9 @@ void imx233_audioin_set_freq(int fsel)
HW_HAVE_64_([HW_FREQ_64] = { 0x2, 0x0, 0x17, 0xe00},) HW_HAVE_64_([HW_FREQ_64] = { 0x2, 0x0, 0x17, 0xe00},)
HW_HAVE_88_([HW_FREQ_88] = { 0x2, 0x0, 0x11, 0x37 },) HW_HAVE_88_([HW_FREQ_88] = { 0x2, 0x0, 0x11, 0x37 },)
HW_HAVE_96_([HW_FREQ_96] = { 0x2, 0x0, 0xf, 0x13ff },) HW_HAVE_96_([HW_FREQ_96] = { 0x2, 0x0, 0xf, 0x13ff },)
// HW_HAVE_128_([HW_FREQ_128] = { 0x4, 0x0, 0x17, 0xe00 },)
HW_HAVE_176_([HW_FREQ_176] = { 0x4, 0x0, 0x11, 0x37 },)
HW_HAVE_192_([HW_FREQ_192] = { 0x4, 0x0, 0xf, 0x13ff },)
}; };
BF_WR_ALL(AUDIOIN_ADCSRR, BF_WR_ALL(AUDIOIN_ADCSRR,

5
firmware/target/arm/imx233/audioout-imx233.c
View file

@ -185,7 +185,7 @@ void imx233_audioout_set_hp_vol(int vol_l, int vol_r)
void imx233_audioout_set_freq(int fsel) void imx233_audioout_set_freq(int fsel)
{ {
static struct static const struct
{ {
int base_mult; int base_mult;
int src_hold; int src_hold;
@ -205,6 +205,9 @@ void imx233_audioout_set_freq(int fsel)
HW_HAVE_64_([HW_FREQ_64] = { 0x2, 0x0, 0x17, 0xe00},) HW_HAVE_64_([HW_FREQ_64] = { 0x2, 0x0, 0x17, 0xe00},)
HW_HAVE_88_([HW_FREQ_88] = { 0x2, 0x0, 0x11, 0x37 },) HW_HAVE_88_([HW_FREQ_88] = { 0x2, 0x0, 0x11, 0x37 },)
HW_HAVE_96_([HW_FREQ_96] = { 0x2, 0x0, 0xf, 0x13ff },) HW_HAVE_96_([HW_FREQ_96] = { 0x2, 0x0, 0xf, 0x13ff },)
// HW_HAVE_128_([HW_FREQ_128] = { 0x4, 0x0, 0x17, 0xe00 },)
HW_HAVE_176_([HW_FREQ_176] = { 0x4, 0x0, 0x11, 0x37 },)
HW_HAVE_192_([HW_FREQ_192] = { 0x4, 0x0, 0xf, 0x13ff },)
}; };
BF_WR_ALL(AUDIOOUT_DACSRR, BF_WR_ALL(AUDIOOUT_DACSRR,