forked from len0rd/rockbox
Gigabeat S: A little more housekeeping. Move source clock frequencies to config. header and name them per ref. manual designations.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@25549 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
011b0fa66a
commit
86545174b9
3 changed files with 6 additions and 5 deletions
|
@ -8,6 +8,10 @@
|
||||||
|
|
||||||
#define MODEL_NAME "Toshiba Gigabeat S"
|
#define MODEL_NAME "Toshiba Gigabeat S"
|
||||||
|
|
||||||
|
/* System source clock frequencies (Hz) */
|
||||||
|
#define CONFIG_CKIL_FREQ 32768 /* RTC Crystal, Tuner */
|
||||||
|
#define CONFIG_CKIH_FREQ 27000000 /* PLL Reference */
|
||||||
|
|
||||||
/* For Rolo and boot loader */
|
/* For Rolo and boot loader */
|
||||||
#define MODEL_NUMBER 21
|
#define MODEL_NUMBER 21
|
||||||
|
|
||||||
|
|
|
@ -49,9 +49,9 @@ void ccm_module_clock_gating(enum IMX31_CG_LIST cg, enum IMX31_CG_MODES mode)
|
||||||
unsigned int ccm_get_pll_ref_clk(void)
|
unsigned int ccm_get_pll_ref_clk(void)
|
||||||
{
|
{
|
||||||
if ((CCM_CCMR & (3 << 1)) == (1 << 1))
|
if ((CCM_CCMR & (3 << 1)) == (1 << 1))
|
||||||
return CONFIG_CLK32_FREQ * 1024;
|
return CONFIG_CKIL_FREQ * 1024;
|
||||||
else
|
else
|
||||||
return CONFIG_HCLK_FREQ;
|
return CONFIG_CKIH_FREQ;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Return PLL frequency in HZ */
|
/* Return PLL frequency in HZ */
|
||||||
|
|
|
@ -93,9 +93,6 @@ enum IMX31_PLLS
|
||||||
NUM_PLLS,
|
NUM_PLLS,
|
||||||
};
|
};
|
||||||
|
|
||||||
#define CONFIG_CLK32_FREQ 32768
|
|
||||||
#define CONFIG_HCLK_FREQ 27000000
|
|
||||||
|
|
||||||
/* Get the PLL reference clock frequency in HZ */
|
/* Get the PLL reference clock frequency in HZ */
|
||||||
unsigned int ccm_get_pll_ref_clk(void);
|
unsigned int ccm_get_pll_ref_clk(void);
|
||||||
|
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue