forked from len0rd/rockbox
Define the various CPUFREQ_* macros so that Gigabeat S compiles with test_codec enabled, and use the correct value.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@18562 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
95f516e0b9
commit
3e9ca1de90
1 changed files with 7 additions and 2 deletions
|
|
@ -24,7 +24,12 @@
|
|||
#include "system-arm.h"
|
||||
#include "mmu-arm.h"
|
||||
|
||||
#define CPUFREQ_NORMAL 532000000
|
||||
#ifndef HAVE_ADJUSTABLE_CPU_FREQ
|
||||
/* TODO: implement CPU frequency scaling */
|
||||
#define CPUFREQ_DEFAULT CPU_FREQ
|
||||
#define CPUFREQ_NORMAL CPU_FREQ
|
||||
#define CPUFREQ_MAX CPU_FREQ
|
||||
#endif
|
||||
|
||||
#if 0
|
||||
static inline void udelay(unsigned int usecs)
|
||||
|
|
@ -49,7 +54,7 @@ static inline void invalidate_icache(void)
|
|||
asm volatile(
|
||||
/* Clean and invalidate entire data cache */
|
||||
"mcr p15, 0, %0, c7, c14, 0 \n"
|
||||
/* Invalidate entire intruction cache
|
||||
/* Invalidate entire instruction cache
|
||||
* Also flushes the branch target cache */
|
||||
"mcr p15, 0, %0, c7, c5, 0 \n"
|
||||
/* Data synchronization barrier */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue