forked from len0rd/rockbox
Gigabeat S now uses the shared ARM MMU code rather than the (mostly duplicated) private code. No functional change.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@15961 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Will Robertson
parent
0fb794df81
commit
383a32a7ae
5 changed files with 26 additions and 242 deletions
|
|
@ -598,6 +598,7 @@ target/arm/s3c2440/gigabeat-fx/pcm-meg-fx.c
|
||||||
|
|
||||||
#ifdef GIGABEAT_S
|
#ifdef GIGABEAT_S
|
||||||
#ifndef SIMULATOR
|
#ifndef SIMULATOR
|
||||||
|
target/arm/mmu-arm.c
|
||||||
target/arm/imx31/gigabeat-s/adc-imx31.c
|
target/arm/imx31/gigabeat-s/adc-imx31.c
|
||||||
target/arm/imx31/gigabeat-s/ata-imx31.c
|
target/arm/imx31/gigabeat-s/ata-imx31.c
|
||||||
target/arm/imx31/gigabeat-s/backlight-imx31.c
|
target/arm/imx31/gigabeat-s/backlight-imx31.c
|
||||||
|
|
|
||||||
|
|
@ -28,7 +28,7 @@
|
||||||
//when background memory is written.
|
//when background memory is written.
|
||||||
#define LCD_BUFFER_SIZE ((320*240*2))
|
#define LCD_BUFFER_SIZE ((320*240*2))
|
||||||
#define TTB_SIZE (0x4000)
|
#define TTB_SIZE (0x4000)
|
||||||
#define TTB_BASE (0x80000000 + (32*1024*1024*2)-TTB_SIZE); /*64 megs*/
|
#define TTB_BASE ((unsigned int *)(0x88000000 + (64*1024*1024)-TTB_SIZE))
|
||||||
/*
|
/*
|
||||||
* AIPS 1
|
* AIPS 1
|
||||||
*/
|
*/
|
||||||
|
|
|
||||||
|
|
@ -25,8 +25,6 @@
|
||||||
#include "panic.h"
|
#include "panic.h"
|
||||||
#include "pcf50606.h"
|
#include "pcf50606.h"
|
||||||
#include "ata-target.h"
|
#include "ata-target.h"
|
||||||
#include "mmu-imx31.h"
|
|
||||||
#include "backlight-target.h"
|
|
||||||
|
|
||||||
#define ATA_RST (1 << 6)
|
#define ATA_RST (1 << 6)
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -1,237 +1,36 @@
|
||||||
#include <string.h>
|
/***************************************************************************
|
||||||
#include "mmu-imx31.h"
|
* __________ __ ___.
|
||||||
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
||||||
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
||||||
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
||||||
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
||||||
|
* \/ \/ \/ \/ \/
|
||||||
|
* $Id$
|
||||||
|
*
|
||||||
|
* Copyright (C) 2007 by Will Robertson
|
||||||
|
*
|
||||||
|
* All files in this archive are subject to the GNU General Public License.
|
||||||
|
* See the file COPYING in the source tree root for full license agreement.
|
||||||
|
*
|
||||||
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
||||||
|
* KIND, either express or implied.
|
||||||
|
*
|
||||||
|
****************************************************************************/
|
||||||
#include "cpu.h"
|
#include "cpu.h"
|
||||||
|
#include "mmu-imx31.h"
|
||||||
static void enable_mmu(void);
|
#include "mmu-arm.h"
|
||||||
static void set_ttb(void);
|
|
||||||
static void set_page_tables(void);
|
|
||||||
static void map_section(unsigned int pa, unsigned int va, int mb, int cache_flags);
|
|
||||||
|
|
||||||
#define SECTION_ADDRESS_MASK (-1 << 20)
|
|
||||||
#define CACHE_ALL (1 << 3 | 1 << 2 )
|
|
||||||
#define CACHE_NONE 0
|
|
||||||
#define BUFFERED (1 << 2)
|
|
||||||
#define MB (1 << 20)
|
|
||||||
|
|
||||||
void memory_init(void) {
|
void memory_init(void) {
|
||||||
set_ttb();
|
ttb_init();
|
||||||
set_page_tables();
|
set_page_tables();
|
||||||
enable_mmu();
|
enable_mmu();
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned int* ttb_base = (unsigned int *) TTB_BASE;
|
|
||||||
const int ttb_size = 4096;
|
|
||||||
|
|
||||||
void set_ttb() {
|
|
||||||
int i;
|
|
||||||
int* ttbPtr;
|
|
||||||
int domain_access;
|
|
||||||
|
|
||||||
/* must be 16Kb (0x4000) aligned */
|
|
||||||
ttb_base = (int*) TTB_BASE;
|
|
||||||
for (i=0; i<ttb_size; i++,ttbPtr++)
|
|
||||||
ttbPtr = 0;
|
|
||||||
asm volatile("mcr p15, 0, %0, c2, c0, 0" : : "r" (ttb_base));
|
|
||||||
|
|
||||||
/* set domain D0 to "client" permission access */
|
|
||||||
|
|
||||||
domain_access = 3;
|
|
||||||
asm volatile("mcr p15, 0, %0, c3, c0, 0" : : "r" (domain_access));
|
|
||||||
|
|
||||||
}
|
|
||||||
|
|
||||||
void set_page_tables() {
|
void set_page_tables() {
|
||||||
|
|
||||||
map_section(0, 0, 0x1000, CACHE_NONE); /* map every memory region to itself */
|
map_section(0, 0, 0x1000, CACHE_NONE); /* map every memory region to itself */
|
||||||
/*This pa *might* change*/
|
/*This pa *might* change*/
|
||||||
map_section(0x80000000, 0, 64, CACHE_ALL); /* map RAM to 0 and enable caching for it */
|
map_section(0x80000000, 0, 64, CACHE_ALL); /* map RAM to 0 and enable caching for it */
|
||||||
map_section((int)FRAME1, (int)FRAME1, 1, BUFFERED); /* enable buffered writing for the framebuffer */
|
map_section((int)FRAME1, (int)FRAME1, 1, BUFFERED); /* enable buffered writing for the framebuffer */
|
||||||
map_section((int)FRAME2, (int)FRAME2, 1, BUFFERED);
|
map_section((int)FRAME2, (int)FRAME2, 1, BUFFERED);
|
||||||
}
|
}
|
||||||
|
|
||||||
void map_section(unsigned int pa, unsigned int va, int mb, int cache_flags) {
|
|
||||||
unsigned int* ttbPtr;
|
|
||||||
int i;
|
|
||||||
int section_no;
|
|
||||||
|
|
||||||
section_no = va >> 20; /* sections are 1Mb size */
|
|
||||||
ttbPtr = ttb_base + section_no;
|
|
||||||
pa &= SECTION_ADDRESS_MASK; /* align to 1Mb */
|
|
||||||
for(i=0; i<mb; i++, pa += MB) {
|
|
||||||
*(ttbPtr + i) =
|
|
||||||
pa |
|
|
||||||
1 << 10 | /* superuser - r/w, user - no access */
|
|
||||||
0 << 5 | /* domain 0th */
|
|
||||||
1 << 4 | /* should be "1" */
|
|
||||||
cache_flags |
|
|
||||||
1 << 1; /* Section signature */
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
static void enable_mmu(void) {
|
|
||||||
int regread;
|
|
||||||
|
|
||||||
asm volatile(
|
|
||||||
"MRC p15, 0, %r0, c1, c0, 0\n" /* Read reg1, control register */
|
|
||||||
: /* outputs */
|
|
||||||
"=r"(regread)
|
|
||||||
: /* inputs */
|
|
||||||
: /* clobbers */
|
|
||||||
"r0"
|
|
||||||
);
|
|
||||||
|
|
||||||
if ( !(regread & 0x04) || !(regread & 0x00001000) ) /* Was the ICache or DCache Enabled? */
|
|
||||||
clean_dcache(); /* If so we need to clean the DCache before invalidating below */
|
|
||||||
|
|
||||||
asm volatile("mov r0, #0\n"
|
|
||||||
"mcr p15, 0, r0, c8, c7, 0\n" /* invalidate TLB */
|
|
||||||
|
|
||||||
"mcr p15, 0, r0, c7, c7,0\n" /* invalidate both icache and dcache */
|
|
||||||
|
|
||||||
"mrc p15, 0, r0, c1, c0, 0\n"
|
|
||||||
"orr r0, r0, #1<<0\n" /* enable mmu bit, icache and dcache */
|
|
||||||
"orr r0, r0, #1<<2\n" /* enable dcache */
|
|
||||||
"orr r0, r0, #1<<12\n" /* enable icache */
|
|
||||||
"mcr p15, 0, r0, c1, c0, 0" : : : "r0");
|
|
||||||
asm volatile("nop \n nop \n nop \n nop");
|
|
||||||
}
|
|
||||||
|
|
||||||
/* Invalidate DCache for this range */
|
|
||||||
/* Will do write back */
|
|
||||||
void invalidate_dcache_range(const void *base, unsigned int size) {
|
|
||||||
unsigned int addr = (((int) base) & ~31); /* Align start to cache line*/
|
|
||||||
unsigned int end = ((addr+size) & ~31)+64; /* Align end to cache line, pad */
|
|
||||||
asm volatile(
|
|
||||||
"inv_start: \n"
|
|
||||||
"mcr p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"add %0, %0, #32 \n"
|
|
||||||
"cmp %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line */
|
|
||||||
"addne %0, %0, #32 \n"
|
|
||||||
"cmpne %0, %1 \n"
|
|
||||||
"bne inv_start \n"
|
|
||||||
"mov %0, #0\n"
|
|
||||||
"mcr p15,0,%0,c7,c10,4\n" /* Drain write buffer */
|
|
||||||
: : "r" (addr), "r" (end));
|
|
||||||
}
|
|
||||||
|
|
||||||
/* clean DCache for this range */
|
|
||||||
/* forces DCache writeback for the specified range */
|
|
||||||
void clean_dcache_range(const void *base, unsigned int size) {
|
|
||||||
unsigned int addr = (int) base;
|
|
||||||
unsigned int end = addr+size+32;
|
|
||||||
asm volatile(
|
|
||||||
"bic %0, %0, #31 \n"
|
|
||||||
"clean_start: \n"
|
|
||||||
"mcr p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"add %0, %0, #32 \n"
|
|
||||||
"cmp %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"mcrlo p15, 0, %0, c7, c10, 1 \n" /* Clean this line */
|
|
||||||
"addlo %0, %0, #32 \n"
|
|
||||||
"cmplo %0, %1 \n"
|
|
||||||
"blo clean_start \n"
|
|
||||||
"mov %0, #0\n"
|
|
||||||
"mcr p15,0,%0,c7,c10,4 \n" /* Drain write buffer */
|
|
||||||
: : "r" (addr), "r" (end));
|
|
||||||
}
|
|
||||||
|
|
||||||
/* Dump DCache for this range */
|
|
||||||
/* Will *NOT* do write back */
|
|
||||||
void dump_dcache_range(const void *base, unsigned int size) {
|
|
||||||
unsigned int addr = (int) base;
|
|
||||||
unsigned int end = addr+size;
|
|
||||||
asm volatile(
|
|
||||||
"tst %0, #31 \n" /* Check to see if low five bits are set */
|
|
||||||
"bic %0, %0, #31 \n" /* Clear them */
|
|
||||||
"mcrne p15, 0, %0, c7, c14, 1 \n" /* Clean and invalidate this line, if those bits were set */
|
|
||||||
"add %0, %0, #32 \n" /* Move to the next cache line */
|
|
||||||
"tst %1, #31 \n" /* Check last line for bits set */
|
|
||||||
"bic %1, %1, #31 \n" /* Clear those bits */
|
|
||||||
"mcrne p15, 0, %1, c7, c14, 1 \n" /* Clean and invalidate this line, if not cache aligned */
|
|
||||||
"dump_start: \n"
|
|
||||||
"mcr p15, 0, %0, c7, c6, 1 \n" /* Invalidate this line */
|
|
||||||
"add %0, %0, #32 \n" /* Next cache line */
|
|
||||||
"cmp %0, %1 \n"
|
|
||||||
"bne dump_start \n"
|
|
||||||
"dump_end: \n"
|
|
||||||
"mcr p15,0,%0,c7,c10,4 \n" /* Drain write buffer */
|
|
||||||
: : "r" (addr), "r" (end));
|
|
||||||
}
|
|
||||||
/* Cleans entire DCache */
|
|
||||||
void clean_dcache(void)
|
|
||||||
{
|
|
||||||
unsigned int index, addr;
|
|
||||||
|
|
||||||
for(index = 0; index <= 63; index++) {
|
|
||||||
addr = (0 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (1 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (2 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (3 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (4 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (5 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (6 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
addr = (7 << 5) | (index << 26);
|
|
||||||
asm volatile(
|
|
||||||
"mcr p15, 0, %0, c7, c10, 2 \n" /* Clean this entry by index */
|
|
||||||
: : "r" (addr));
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -17,19 +17,5 @@
|
||||||
*
|
*
|
||||||
****************************************************************************/
|
****************************************************************************/
|
||||||
|
|
||||||
/* Invalidate DCache for this range */
|
|
||||||
/* Will do write back */
|
|
||||||
void invalidate_dcache_range(const void *base, unsigned int size);
|
|
||||||
|
|
||||||
/* clean DCache for this range */
|
|
||||||
/* forces DCache writeback for the specified range */
|
|
||||||
void clean_dcache_range(const void *base, unsigned int size);
|
|
||||||
|
|
||||||
/* Dump DCache for this range */
|
|
||||||
/* Will *NOT* do write back */
|
|
||||||
void dump_dcache_range(const void *base, unsigned int size);
|
|
||||||
|
|
||||||
/* Cleans entire DCache */
|
|
||||||
void clean_dcache(void);
|
|
||||||
|
|
||||||
void memory_init(void);
|
void memory_init(void);
|
||||||
|
void set_page_tables(void);
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue