devs/foxbox
1
0
Fork 0
forked from len0rd/rockbox
Code Pull requests Activity

SPC Codec: Add ARMv5 optimized code. Easy peasy.

Browse source 
Why? Why not? Cuts a few MHz.

Change-Id: Ied5c70b1aedd255cbe5d42b7d3028bbe47aad01d
This commit is contained in:
Michael Sevakis 2013-05-22 18:50:28 -04:00
parent 7738660eff
commit 33f3af2b8d
4 changed files with 291 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

30
lib/rbcodec/codecs/libspc/cpu/spc_dsp_armv5.h Normal file
View file

@ -0,0 +1,30 @@
#if !SPC_NOINTERP
/* Want scale optimized for smulw(y) */
#define GAUSS_TABLE_SCALE 4
#endif
#if !SPC_NOECHO
#define SPC_DSP_ECHO_APPLY
enum
{
FIR_BUF_CNT = FIR_BUF_HALF * 2,
FIR_BUF_SIZE = FIR_BUF_CNT * sizeof ( int32_t ),
FIR_BUF_ALIGN = FIR_BUF_SIZE,
FIR_BUF_MASK = ~((FIR_BUF_ALIGN / 2) | (sizeof ( int32_t ) - 1))
};
/* Echo filter structure embedded in struct Spc_Dsp */
struct echo_filter
{
/* fir_buf [i + 8] == fir_buf [i], to avoid wrap checking in FIR code */
int32_t* ptr;
/* FIR history is interleaved with guard to eliminate wrap checking
* when convolving.
* |LR|LR|LR|LR|LR|LR|LR|LR|--|--|--|--|--|--|--|--| */
/* copy of echo FIR constants as int16_t, loaded as int32 for
* halfword, packed multiples */
int16_t coeff [VOICE_COUNT];
};
#endif /* SPC_NOECHO */