forked from len0rd/rockbox
mips: Heavily rework DMA & caching code
Based on code originally written by Amaury Pouly (g#1789, g#1791, g#1527) but rebased and heavily updated. Change-Id: Ic794abb5e8d89feb4b88fc3abe854270fb28db70
This commit is contained in:
parent
1ae8213a64
commit
0cb162a76b
16 changed files with 188 additions and 129 deletions
|
@ -201,7 +201,7 @@ void rolo_restart(const unsigned char* source, unsigned char* dest,
|
|||
: : "r"(dest)
|
||||
);
|
||||
#elif defined(CPU_MIPS)
|
||||
__dcache_writeback_all();
|
||||
commit_discard_idcache();
|
||||
asm volatile(
|
||||
"jr %0 \n"
|
||||
: : "r"(dest)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue